

[illegible]

10

15

20

25

thickness of 0.005 to 0.15 mm.

12. A semiconductor device as set forth in Claim 1, characterized in that said elastomer layer has a film thickness of 0.01 to 0.1 mm.

5 13. A semiconductor device as set forth in Claim 1, characterized in that said elastomer layer has a film thickness of 0.02 to 0.1 mm.

14. A semiconductor device as set forth in Claim 1, characterized in that said bump electrodes have a
10 spacing larger than that of said bonding pads.

15. A semiconductor device as set forth in Claim 1, characterized in that said elastomer layer has an undulated surface.

16. A semiconductor device as set forth in Claim 1, characterized in that said elastomer layer in the
15 vicinity of said bump electrodes have slits.

17. A semiconductor device as set forth in Claim 1, characterized in that the wires arranged over said elastomer layer are formed at least partially to have
20 a curved pattern.

18. A semiconductor device as set forth in Claim 1, characterized in that the wires arranged over said elastomer layer are formed at least partially to have a plurality of wires.

25 19. A semiconductor device as set forth in Claim 1,

characterized: in that the wires arranged over said elastomer layer are oriented at a right angle with respect to the direction joining the bump electrodes connected with said wires and the center of said chip area; and in that the wires arranged at the peripheral edge portion of said chip area are longer than the wires arranged at the center portion of said chip area.

20. A process for manufacturing a semiconductor device, comprising:

- (a) forming an elastomer layer over a plurality of semiconductor elements and bonding pads, which are formed in a plurality of chip areas of the principal face of a semiconductor wafer;
- (b) forming through holes over said bonding pads or the electrode wires which are electrically connected with said bonding pads, by opening said elastomer layer;
- (c) forming wires to be electrically connected at their one-end portions with said bonding pads through said through holes and to be arranged at their other end portions over said elastomer layer; and
- (d) connecting bump electrodes with the other end portions of the wires arranged over said elastomer layer.

21. A process for manufacturing a semiconductor device, comprising:

(a) forming an elastomer layer over a plurality of semiconductor elements and bonding pads, which are formed in a plurality of chip areas of the principal face of a semiconductor wafer;

(b) forming through holes over said bonding pads or the electrode wires which are electrically connected with said bonding pads, by opening said elastomer layer;

(c) jointing an insulating tape having wires on its one face to the upper face of said elastomer layer to connect the one-end portions of said wires and said bonding pads electrically through said through holes; and

(d) connecting bump electrodes with the other end portions of the wires arranged over said elastomer layer.

22. A semiconductor device manufacturing process as set forth in Claim 20 or 21, further comprising: dicing and dividing the chip areas of said semiconductor wafer into semiconductor chips.

23. A semiconductor device manufacturing process as set forth in Claim 22, further comprising: making a test prior to dicing and dividing said chip areas into

said semiconductor chips, to classify said plurality of chip areas into non-defective and defective ones.

24. A semiconductor device manufacturing process as set forth in Claim 22, further comprising: forming a
5 fuse using at least a portion of the wires arranged over said elastomer layer, to blow the fuse of the chip areas which are determined to be defective by said testing.

25. A semiconductor device manufacturing process as
10 set forth in Claim 20 or 21, further comprising:
forming slits in the principal face or back face of said semiconductor wafer at the boundary of said chip areas, and forming protective layers in said slits.

26. A process for manufacturing a semiconductor
15 device, comprising:

(a) forming a plurality of semiconductor elements and a plurality of bonding pads over the individual principal planes of a plurality of chip areas defined by scribe lines;

20 (b) forming an elastomer layer over the principal faces of said plurality of chip areas;

(c) forming through holes in said elastomer layer at positions, as corresponding to said plurality of bonding pads, individually in said plurality of chip
25 areas;

set forth in Claim 26, characterized in that the step
(d) of forming said conductive layers includes:
forming a metal layer all over the surface of said
elastomer layer including the insides of said through
5 holes; and forming a wiring layer by patterning said
metal layer.

003210" 06h0E560